

WHAT IS CLAIMED IS:

1. An encryption apparatus based on a common key encryption system in which a plurality of expanded keys are used in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption, the apparatus comprising:

5 a plurality of round processing circuits connected in series, the round processing circuit of a first stage receiving a common key and subjecting the common key to a round function to output a sub key and the round processing circuit of other stages receiving the sub key output from the round processing circuit of a previous stage and subjecting the sub key to a round function to output a sub key, the sub key output from the round processing circuit of a last stage being the common key; and

10 a plurality of expanded key generating circuits configured to receive the sub keys output from at least a part of said round processing circuits and output expanded keys based on all or some bits of the received sub keys.

20 2. The encryption apparatus according to claim 1, wherein said plurality of expanded key generating circuits subject the all or some bits of the received sub keys to a predetermined conversion processing to output the expanded keys.

3. The encryption apparatus according to claim 1,  
wherein the round function of the round processing  
circuit of i-th stage is an inverse function of the  
round function of the round processing circuit of  
5 (j-i+1)-th stage, j being an half of the total number  
of stages of the round processing circuits and i being  
1 to j.

4. The encryption apparatus according to claim 1,  
wherein the round function of the round processing  
10 circuit of (L+i)-th stage is an inverse function of the  
round function of the round processing circuit of  
(H-i)-th stage, j being a positive integer of (H-L)/2  
and i being 1 to j.

5. The encryption apparatus according to claim 1,  
15 wherein the round function of the round processing  
circuit of (L+i)-th stage is an inverse function of the  
round function of the round processing circuit of  
(H-i)-th stage, j being a positive integer less than  
(H-L)/2 and i being 1 to j.

20 6. The encryption apparatus according to claim 1,  
further comprising a selector configured to select some  
of the sub keys output from said plurality of round  
processing circuits, the selected sub keys being  
supplied to said plurality of expanded key generating  
25 circuits.

7. The encryption apparatus according to claim 6,  
wherein said selector selects the sub keys output from

round processing circuits other than a first group of  
round processing circuits including the round  
processing circuit of the first stage and a second  
group of round processing circuits including the round  
5 processing circuit of the last stage.

8. The encryption apparatus according to claim 6,  
wherein said selector selects one of the sub key output  
from a round processing circuit of i-th stage and the  
sub key output from a round processing circuit of  
10 (j-i+1)-th stage, j being an half of the total number  
of stages of the round processing circuits and i being  
1 to j.

9. The encryption apparatus according to claim 1,  
wherein said plurality of expanded key generating  
15 circuits change an order of the sub keys generated from  
said plurality of round processing circuits and  
generates the expanded keys in a changed order.

10. The encryption apparatus according to claim 1,  
wherein said plurality of expanded key generating  
20 circuits generate the expanded keys in number exceeding  
the number of expanded keys required for the data  
randomizing process and output an expanded common key  
indicating which expanded keys are supplied to the data  
randomizing process.

25 11. A decryption apparatus based on a common key  
encryption system in which a plurality of expanded keys  
are used in a predetermined order in a data randomizing

process for encryption and in a reversed order in a data randomizing process for decryption, the apparatus comprising:

5 a plurality of round processing circuits connected in series, the round processing circuit of a first stage receiving a common key and subjecting the common key to a round function to output a sub key and the round processing circuit of other stages receiving the sub key output from the round processing circuit of a previous stage and subjecting the sub key to a round function to output a sub key, the sub key output from the round processing circuit of a last stage being the common key; and

10 a plurality of expanded key generating circuits configured to receive the sub keys output from at least a part of said round processing circuits and output expanded keys based on all or some bits of the received sub keys.

12. The decryption apparatus according to claim 11, wherein said plurality of expanded key generating circuits subject the all or some bits of the received sub keys to a predetermined conversion processing to output the expanded keys.

13. An expanded key generation apparatus used for an encryption apparatus including a data randomizing process using a plurality of expanded keys in a predetermined order and a decryption apparatus

including a data randomizing process using the plurality of expanded keys in a reversed order which are based on a common key encryption system, the apparatus comprising:

5           a plurality of round processing circuits connected in series, the round processing circuit of a first stage receiving a common key and subjecting the common key to a round function to output a sub key and the round processing circuit of other stages receiving the  
10           sub key output from the round processing circuit of a previous stage and subjecting the sub key to a round function to output a sub key, the sub key output from the round processing circuit of a last stage being the common key; and

15           a plurality of expanded key generating circuits configured to receive the sub keys output from at least a part of said round processing circuits and output expanded keys based on all or some bits of the received sub keys.

20           14. The expanded key generation apparatus according to claim 13, wherein said plurality of expanded key generating circuits subject the all or some bits of the received sub keys to a predetermined conversion processing to output the expanded keys.

25           15. An expanded key generation method used for an encryption apparatus based on a common key encryption system in which a plurality of expanded keys are used

in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption, the method comprising:

5           subjecting a received common key to a round function to output a sub key by a round processing circuit of a first stage;

          subjecting the sub key output from the round processing circuit of a previous stage to a round  
10          function to output a sub key by round processing circuit of other stages, the sub key output from the round processing circuit of a last stage being the common key; and

          generating expanded keys based on all or some bits  
15          of the sub keys from a plurality of round processing circuits.

16. An expanded key generation method used for a decryption apparatus based on a common key encryption system in which a plurality of expanded keys are used  
20          in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption, the method comprising:

          subjecting a received common key to a round  
25          function to output a sub key by a round processing circuit of a first stage;

          subjecting the sub key output from the round

processing circuit of a previous stage to a round  
function to output a sub key by round processing  
circuit of other stages, the sub key output from the  
round processing circuit of a last stage being the  
5 common key; and

generating expanded keys based on all or some bits  
of the sub keys from a plurality of round processing  
circuits.

17. An article of manufacture comprising a  
10 computer usable medium having an expanded key  
generation program embodied therein, the expanded key  
generation program used for an encryption apparatus  
based on a common key encryption system in which a  
plurality of expanded keys are used in a predetermined  
15 order in a data randomizing process for encryption and  
in a reversed order in a data randomizing process for  
decryption, the program comprising:

computer readable program code means for causing a  
computer to subject a common key to a round function to  
20 output a sub key of a first stage;

computer readable program code means for causing a  
computer to subject the sub key of a previous stage to  
a round function to output a sub key of other stages,  
the sub key of a last stage being the common key; and

25 computer readable program code means for causing a  
computer to generate expanded keys based on all or some  
bits of the sub keys.

18. An article of manufacture comprising a computer usable medium having an expanded key generation program embodied therein, the expanded key generation program used for a decryption apparatus based on a common key encryption system in which a plurality of expanded keys are used in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption, the program comprising:

computer readable program code means for causing a computer to subject a common key to a round function to output a sub key of a first stage;

computer readable program code means for causing a computer to subject the sub key of a previous stage to a round function to output a sub key of other stages, the sub key of a last stage being the common key; and

computer readable program code means for causing a computer to generate expanded keys based on all or some bits of the sub keys.